

### MERI College of Engineering and Technology (MERI - CET)

PCC-CSE-204G

# **Lesson Plan**

Name of the Faculty	:	MR. SAHARSH GERA (THEORY)
Discipline	:	Computer Science and Engineering
Semester	:	4 <sup>th</sup>
Subject	:	<b>Computer Organization &amp; Architecture</b> (PCC-CSE-204G)
Lesson Plan Duration	:	15 Weeks (from MAY, 2021 to AUG, 2021)

#### **\*\* Work Load (Lecture/ Practical) per week (in hours):** Lecture-03

Week	Theory		
	Lecture day	Topic(Including assignment/test)	
1 <sup>st</sup>	1 <sup>st</sup>	Data representation: Data Types	
	2 <sup>nd</sup>	Complements	
	3 <sup>rd</sup>	Fixed-Point Representation, Conversion of Fractions	
2 <sup>nd</sup>	1 <sup>st</sup>	Floating-Point Representation	
	2 <sup>nd</sup>	Gray codes	
	3 <sup>rd</sup>	Decimal codes, Alphanumeric codes	
3 <sup>rd</sup>	1 <sup>st</sup>	Error Detection Codes	
	2 <sup>nd</sup>	Register Transfer and Microoperations :	
	_	Register Transfer Language	
	3 <sup>rd</sup>	Register Transfer, Bus and Memory Transfers	



### MERI College of Engineering and Technology (MERI - CET)

Session 2020	0-2021	PCC-CSE-204G
4 <sup>th</sup> 1	$1^{st}$	Arithmetic Microoperations
	2 <sup>nd</sup>	Logic Microoperations
	3rd	Shift Microoperations, Arithmetic Logic Shift Unit
	5	(ASSIGNMENT – 01)
5 <sup>th</sup>	1 <sup>st</sup>	Basic Computer Organization and Design :
	•	Instruction Codes
	$2^{nd}$	Computer Registers
	3 <sup>rd</sup>	Computer Instructions, Timing and Control
6 <sup>th</sup>	1 <sup>st</sup>	Instruction Cycle
	2 <sup>nd</sup>	Memory-Reference Instruction
	3rd	Input-Output Instruction, Complete Computer
	5	Description
7 <sup>th</sup>	1 <sup>st</sup>	Design of Basic Computer
	2 <sup>nd</sup>	Design of Accumulator Logic
	3rd	Central Processing Unit :
	5	General Register Organization, Stack organization
8 <sup>th</sup>	1 <sup>st</sup>	Instruction Format
	2 <sup>nd</sup>	Addressing Modes
	3rd	Data Transfer and Manipulation, Program
	5	Control
9 <sup>th</sup>	1 <sup>st</sup>	RISC
	2 <sup>nd</sup>	CISC ( <b>ASSIGNMENT – 02)</b>
	3 <sup>rd</sup>	<b>Pipelining</b> : Basic Concepts of Pipelining, Throughput and Speedup
10 <sup>th</sup>	1 <sup>st</sup>	Pipeline Hazards



## MERI College of Engineering and Technology (MERI - CET)

Session 202	20-2021	PCC-CSE-204G
	2 <sup>nd</sup>	Parallel Processors:
		Introduction to Parallel Processors
	3 <sup>rd</sup>	Concurrent access to memory and Cache Coherency
	5	(ASSIGNMENT – 03)
11 <sup>th</sup>	1st	Input-output Organization :
		I/O device interface , I/O transfers-program controlled
	2 <sup>nd</sup>	interrupt driven and DMA
	3 <sup>rd</sup>	Privileged and Non-Privileged Instructions, Software
	5	Interrupts
12 <sup>th</sup>	1 <sup>st</sup>	Memory organization: Memory Hierarchy
	2 <sup>nd</sup>	Main Memory
	3 <sup>rd</sup>	Auxiliary Memory, Associative Memory
13 <sup>th</sup>	1 <sup>st</sup>	Cache Memory
	2 <sup>nd</sup>	Associative Mapping
	3 <sup>rd</sup>	Direct Mapping, Set-Associative Mapping
14 <sup>th</sup>	1 <sup>st</sup>	Writing into Cache
	2 <sup>nd</sup>	Cache Initialization, Virtual Memory.
	3 <sup>rd</sup>	(ASSIGNMENT – 04), Revision of unit-01
15 <sup>th</sup>	1 <sup>st</sup>	Revision of unit-02
	2 <sup>nd</sup>	Revision of unit-03
	3 <sup>rd</sup>	Revision of unit-04